We report on software developed in support of the Fermilab FASTBUS Smart Crate Controller. This software includes a full suite of diagnostics, support for FASTBUS Standard Routines, and extended software to allow communication over the RS-232 and Ethernet ports. The communication software supports remote procedure call execution from a host VAX or Unix system. The software supported on the FSCC forms part of the PAN-DA software system which supports the functions of front end readout controllers and event builders in multiprocessor. multilevel, distributed data acquisition systems.
I. INTRODUCTION The Fermilab FASTBUS Smart Crate Controller (FSCC)
is an intelligent readout controller intended to fill the void which existed between general purpose masters and the LeCroy 1821 FASTBUS Readout Controller. Besides being able to perform high speed sequencer readout, the FSCC is capable of lower rate, but more flexible, readout controlled by a Motorola 68020 processor. The data stream can be accessed by the processor to perform monitoring and/or analysis tasks. A rich programming environment is provided by a variety of on-board programmable components: a memory mapped FASTBUS interface, Ethemet interface, serial line interface, parallel port interfaces, programmable interrupt handler, and programmable interval timers.
The FSCC is currently in use by two Fermilab experiments: E-771 and E-791. E-791 has successfully taken seven Terabytes of event data with the FSCC during the last integral component of the Silicon Strip Detector readout system under development at Fermilab which will be used by E-771 during the next fixed target run. 
FASTBUS Interface

A
Applications are structured such that they may execute out of either ROM or RAM. When an FSCC is powered up or RESET, it runs an application installed in ROM. This is usually the Ethernet downloader, which can download the current target application from a Host system into RAM. The board then RESETS itself and comes up in the desired program, ensuring that the state of the board retains no history from any prior use.
Ethernet Controller
(e.g., CERN GPM, Motorola MVME133A). This same environment has also been ported to the FSCC. It integrates the operating system, the board hardware, the Run Time Library, and other high level language support. The serial The Ethernet interface, in addition to providing a higher speed path to the FSCC than RS-232, reduces the number of lines required to access a data acquisition system with multiple FSCCs to one.
A.Ethernet Driver
Driver software, named RAWACK, provides a low level, multitasking, routine interface to the Intel 82586 Ethernet controller. The routines permit processes to exchange packets with their peers over Ethernet. Since delivery to a peer is not guaranteed by the Ethernet protocol, RAWPACK only provides an unreliable datagram service (a reliable datagram package, RDS, is discussed later). A package available on the VAX, AETHER-TOOLS, provides the same routine call interface to the VMS Ethernet device driver for programming convenience.
RAWPACK software consists of user callable routines and an interrupt handler. The interrupt handler's main task is to copy incoming packets to the appropriate process based on Ethemet protocol types and, optionally, on the packet's source Ethernet address. The user callable routines allow the user to start a normal Ethernet session, start a fast transmit session, set session options, transmit a packet, receive a packet synchronously or asynchronously, and close a session.
The driver communicates with the Ethernet controller through 8Kbytes of Dual Ported RAM and processor interrupts. A small portion of this RAM is used for control; the majority is used for system buffering of transmitted and received packets. Packets are built from chained 128 byte system buffers. The driver copies a user's buffer to or from these system buffers; system buffers are not normally accessible by user software. Sytem buffer space is split between buffers for packet reception and transmission. The division favors asynchronous reception, while allowing for up to two full sized (2 x 1500 bytes) pending transmission packets.
The packet transmission routine will not return control to the caller until it can allocate necessary resources (this behaviour can be overridden). Incoming packets are discarded if sufficient resources do not exist.
System buffers can be preallocated for "fast" transmission directly from them, bypassing most of the driver overhead. The division of system buffers was chosen to permit full size normal transmissions to take place while 1500 bytes are preallocated for fast transmissions.
A transmission rate of 770 packetdsec (1.16 Mbytedsec) for full size, 1500 byte, Ethemet packets is possible with fast transmission. This is 93% of the bandwidth of the Ethernet. The driver can perform normal full length transmissions at 637 packets/sec (0.96 Mbytes/sec). Smaller 100 byte packet exception: input operations are serviced entirely via interrupt processing.
transmissions proceed at a rate of 5800 packets/sec for fast mode, and 2ooo packets/second for normal mode.
Driver CPU overhead has been measured to be on the order of 350 + (0.7 * NBYTES) microseconds per packet, where NBYTES is the number of bytes in the (normal mode) transmitted or received packet (this figure excludes any system scheduling and process context switching overhead).
RAWPACK also includes PROBE commands to SETDHOW local and host Ethemet addresses and to display driver statistics and data structures for diagnostic purposes.
B. Serial Port Driver
The Serial Port Driver, SPDRV, Multitasking: Arbitration for multiple processes accessing a given port is automatically handled.
Multiport access: Designed to support any number of ports on a single system.
User control: The user has control over how a particular port operates including echoing and editing of input, line terminators, flow control, interrupting execution of the processor via a BREAK, and support for higher level language requirements.
Optimized 110 path: A higher speed, reduced functionality data path is provided through the driver. This enables an RS-232 line to be used as a data transfer medium while minimizing the impact on system performance.
SPDRV provides a set of user callable routines to allocate and deallocate a port, read and change a port's characteristics, and read and write bytes to a port. SPDRV is well integrated into the high level embedded language environment. Therefore, applications written in Microtec C and Pascal have full access to SPDRV via standard language IlO features. Programs may bypass standard YO and call the driver directly.
Output handling is done completely via interrupt processing. Since input processing is significantly more complex, it is not practical to provide all input functions during interrupt processing without seriously compromising system performance. Instead, the more complex functions such as echo and line editing are deferred to a process associated with the driver. The optimized IlO path is an
C. Reliable Datagram Communications
RDS is a set of routines which implements a Reliable Ethernet Datagram Service for the FSCC and VAX. The simplest reliable protocol, positive acknowledgement with retransmission, is used. Packets queued for transmission are sent one packet at a time and are retransmitted until an acknowledgement is received from the destination. The retransmission interval and timeouts can be changed at any time by the user, The user can also access performance statistics.
Transfer rates of 70 Kbytes/sec have been observed between a Micro-VAX II and an FSCC. This is about half the rate of the optimized TCPD protocol throughput to a Micro-VAX 11. This reduced performance is outweighed by the fact that RDS loads into 3700 bytes of memory while the Berkley BSD T C P P package requires about 15oooO bytes -half of the available FSCC memory.
D. Remote Procedure Execution
In order to distribute applications among different processors and operating systems, nearly all communications within the PAN-DA data acquisition system are based on our implementation of a Remote hocedure execution package (RPX) 151. It allows application tasks on VMS, pSOS, and Unix systems to communicate through subroutine calls in a standard way.
Allowing for RPX requires the simple awareness that a subroutine could execute on the same or different computer than its calling routine. By designing and implementing code with this in mind, one can code and test a package on a single processor and subsequently easily split the package, at the subroutine level, to run on multiple processors.
The RPX software has been ported to the FSCC. and as Figure 2 indicates, can be either RS-232 or Ethernet based. The software interface which provides the underlying fullduplex connection oriented protocol over RS-232 for RPX is called TRMBO. This software interface adapted for use over the Ethernet is called ETHBO, and is layered on top of RDS. RPX software needs no knowledge of which interface is in use. Ethemet based RPX is 20 times faster than RS-232 based RPX.
VI. FASTBUS STANDARD ROUTINES
We have ported the FASTBUS Standard Routines developed at Los Alamos for the GPM [6] to run under pSOS on the FSCC. We have extended the implementation to provide a C calling interface and to include assembly Macros to implement a sub-set of the Standard Routines. These allow FASTBUS operations to be executed with minimal software overhead, while permitting use of the parameter and error reporting software built into the existing routines.
A VAX based FSCC application development environment has been created by using RPX to allow the FSCC FASTBUS Standard Routines to be called remotely from VAXes. Both E-771 and E-791 use this environment for diagnostics. E-791 also uses FWX based applications for front end readout module initialization and pedestal loading.
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four supermodules composed by 20 sandwiches of lead, aluminium plates and limited streamer tubes (HARGD), used for neutral particle detection.
The apparatus is presently installed at the Low Energy Antiproton Ring (LEAR) at CERN. The installation of the fist three subdetectors and the related electronics is completed. For the y detector two supermodules are presently installed, the detector is foreseen to be fully installed by August 1991 The apparatus has taken data with this configuration in July and August 1990.
SYSTEM ARCHITECTURE
The modularity and complexity of the apparatus is reflected in the data acquisition system where a distributed architecture [2] , with a high level of parallelism, has been adopted in order to cope with the large amount of raw data (-1 Mb) coming from -50000 readout channels (see figure 1) .
One of the major problems we were faced in the development of our Run Control system was the distributed nature of our apparatus and related equipments. More than 50 VME cpus and a Local Area Vax Cluster accomplish the task of collecting, formatting, recording and monitoring the data coming from the front-end electronics. This implies that many different processes running under different operating systems (OS9 for the VME and VMS for the Vax Cluster) need to be properly synchronized and executed. This is precisely the Run Control task.
The approach followed by our group is based on a State Manager (SM) [3] developed as part of the MODEL project [4]. Figure 2 shows the structure of our run control system. 0018-94!l9/91/0400-0311$01.00 0 1991 E E E
